next up previous contents
Next: Delayed Loads and Branches Up: CPU Architecture (II) - Previous: CPU Architecture (II) -

Floating-Point Coprocessor (浮動小数点コプロセッサ)


  
Figure 3.1: Possible floating-point processor locations
\includegraphics[width=12cm]{/home/david/courses/comparch/lectures/cpu/figs/coproc.eps}



David Asano
2001-05-29