next up previous contents
Next: ALU Architecture (I) - Up: CPU Architecture (II) - Previous: Performance Improvement due to

Comparison of Microprocessors (プロセッサの比較)



Microprocessor Alpha MIPS PA7100 PowerPC Super Pentium 68040
  21064 R4400SC   601 SPARC    
Company DEC MIPS HP IBM/Motorola Sun/TI Intel Motorola
Introduction date 2/92 11/92 2/92 4/93 5/92 3/93 1989
Architecture
Type RISC RISC RISC RISC RISC CISC CISC
Width (bits) 64 64 32 32 32 32 32
On-chip cache (kB) 8/8 16/16 None 32 unified 20/16 8/8 4/4
(instruction/data)              
Off-chip cache (MB) 16 4 1/2 External External External External
(instruction/data)       controller controller controller controller
Registers (general/FP) 32/32 32/32 32/32 32/32 136/32 8/8 16/8
Instructions issued/cycle 2 1 2 3 3 2 1
Independent Units 4 N.A. 3 3 5 3 N.A.
Pipeline stages (INT/FP) 7/10 7/10 5/6 4/6 4/5 5/8 3/6
Typical latency (INT/FP) 1/6 1/4 1/2 1/3 1/3 1/3 1/3
Technology and performance
Technology 0.68$\mu m$ 0.6$\mu m$ 0.8$\mu m$ 0.65$\mu m$ 0.7$\mu m$ 0.8$\mu m$ 0.65$\mu m$
  CMOS CMOS CMOS CMOS BiCMOS BiCMOS CMOS
Die size (mm) 15.3$\times $12.7 12$\times $15.5 14.2$\times $14.2 11$\times $11 16$\times $16 17.2$\times $17.2 10.8$\times $11.7
Transistors (millions) 1.68 2.3 0.85 2.8 3.1 3.1 1.2
Clock (MHz) 200 150 100 80 60 66 25
SPECint92 130 88 81 85 80 67.4 21
SPECfp92 184 97 150 105 100 63.6 15
Power, packaging
Peak power (W) 30 15 23 9.1 14.2 16 6
Pins 431 447 504 304 293 273 179
Source: IEEE Spectrum December 1993


next up previous contents
Next: ALU Architecture (I) - Up: CPU Architecture (II) - Previous: Performance Improvement due to
David Asano
2001-05-29